Go to the source code of this file.
Defines | |
| #define | TIMER0_PRESCALER_DIV_0 0 |
| #define | TIMER0_PRESCALER_DIV_1 1 |
| #define | TIMER0_PRESCALER_DIV_8 2 |
| #define | TIMER0_PRESCALER_DIV_64 3 |
| #define | TIMER0_PRESCALER_DIV_256 4 |
| #define | TIMER0_PRESCALER_DIV_1024 5 |
| #define | TIMER0_PRESCALER_DIV_FALL 6 |
| #define | TIMER0_PRESCALER_DIV_RISE 7 |
| #define | TIMER0_PRESCALER_REG_0 0 |
| #define | TIMER0_PRESCALER_REG_1 1 |
| #define | TIMER0_PRESCALER_REG_2 8 |
| #define | TIMER0_PRESCALER_REG_3 64 |
| #define | TIMER0_PRESCALER_REG_4 256 |
| #define | TIMER0_PRESCALER_REG_5 1024 |
| #define | TIMER0_PRESCALER_REG_6 -1 |
| #define | TIMER0_PRESCALER_REG_7 -2 |
| #define | TIMER1_PRESCALER_DIV_0 0 |
| #define | TIMER1_PRESCALER_DIV_1 1 |
| #define | TIMER1_PRESCALER_DIV_8 2 |
| #define | TIMER1_PRESCALER_DIV_64 3 |
| #define | TIMER1_PRESCALER_DIV_256 4 |
| #define | TIMER1_PRESCALER_DIV_1024 5 |
| #define | TIMER1_PRESCALER_DIV_FALL 6 |
| #define | TIMER1_PRESCALER_DIV_RISE 7 |
| #define | TIMER1_PRESCALER_REG_0 0 |
| #define | TIMER1_PRESCALER_REG_1 1 |
| #define | TIMER1_PRESCALER_REG_2 8 |
| #define | TIMER1_PRESCALER_REG_3 64 |
| #define | TIMER1_PRESCALER_REG_4 256 |
| #define | TIMER1_PRESCALER_REG_5 1024 |
| #define | TIMER1_PRESCALER_REG_6 -1 |
| #define | TIMER1_PRESCALER_REG_7 -2 |
| #define | TIMER0_AVAILABLE |
| #define | TIMER1_AVAILABLE |
| #define | SIG_OVERFLOW0_NUM 0 |
| #define | SIG_OVERFLOW1_NUM 1 |
| #define | SIG_OVERFLOW_TOTAL_NUM 2 |
| #define | SIG_OUTPUT_COMPARE1_NUM 0 |
| #define | SIG_OUTPUT_COMPARE_TOTAL_NUM 1 |
| #define | PWM1_NUM 0 |
| #define | PWM_TOTAL_NUM 1 |
| #define | SIG_INPUT_CAPTURE1_NUM 0 |
| #define | SIG_INPUT_CAPTURE_TOTAL_NUM 1 |
| #define | WDP0_REG WDTCR |
| #define | WDP1_REG WDTCR |
| #define | WDP2_REG WDTCR |
| #define | WDE_REG WDTCR |
| #define | WDTOE_REG WDTCR |
| #define | INT0_REG GIMSK |
| #define | INT1_REG GIMSK |
| #define | MUX0_REG ADMUX |
| #define | MUX1_REG ADMUX |
| #define | MUX2_REG ADMUX |
| #define | ADCBG_REG ADMUX |
| #define | CS00_REG TCCR0 |
| #define | CS01_REG TCCR0 |
| #define | CS02_REG TCCR0 |
| #define | C_REG SREG |
| #define | Z_REG SREG |
| #define | N_REG SREG |
| #define | V_REG SREG |
| #define | S_REG SREG |
| #define | H_REG SREG |
| #define | T_REG SREG |
| #define | I_REG SREG |
| #define | DDB0_REG DDRB |
| #define | DDB1_REG DDRB |
| #define | DDB2_REG DDRB |
| #define | DDB3_REG DDRB |
| #define | DDB4_REG DDRB |
| #define | DDB5_REG DDRB |
| #define | EEDR0_REG EEDR |
| #define | EEDR1_REG EEDR |
| #define | EEDR2_REG EEDR |
| #define | EEDR3_REG EEDR |
| #define | EEDR4_REG EEDR |
| #define | EEDR5_REG EEDR |
| #define | EEDR6_REG EEDR |
| #define | EEDR7_REG EEDR |
| #define | DDC0_REG DDRC |
| #define | DDC1_REG DDRC |
| #define | DDC2_REG DDRC |
| #define | DDC3_REG DDRC |
| #define | DDC4_REG DDRC |
| #define | DDC5_REG DDRC |
| #define | PIND0_REG PIND |
| #define | PIND1_REG PIND |
| #define | PIND2_REG PIND |
| #define | PIND3_REG PIND |
| #define | PIND4_REG PIND |
| #define | PIND5_REG PIND |
| #define | PIND6_REG PIND |
| #define | PIND7_REG PIND |
| #define | PWM10_REG TCCR1A |
| #define | PWM11_REG TCCR1A |
| #define | COM10_REG TCCR1A |
| #define | COM11_REG TCCR1A |
| #define | DDD0_REG DDRD |
| #define | DDD1_REG DDRD |
| #define | DDD2_REG DDRD |
| #define | DDD3_REG DDRD |
| #define | DDD4_REG DDRD |
| #define | DDD5_REG DDRD |
| #define | DDD6_REG DDRD |
| #define | DDD7_REG DDRD |
| #define | CS10_REG TCCR1B |
| #define | CS11_REG TCCR1B |
| #define | CS12_REG TCCR1B |
| #define | CTC1_REG TCCR1B |
| #define | ICES1_REG TCCR1B |
| #define | ICNC1_REG TCCR1B |
| #define | INTF0_REG GIFR |
| #define | INTF1_REG GIFR |
| #define | TOIE0_REG TIMSK |
| #define | TICIE1_REG TIMSK |
| #define | OCIE1_REG TIMSK |
| #define | TOIE1_REG TIMSK |
| #define | SPDR0_REG SPDR |
| #define | SPDR1_REG SPDR |
| #define | SPDR2_REG SPDR |
| #define | SPDR3_REG SPDR |
| #define | SPDR4_REG SPDR |
| #define | SPDR5_REG SPDR |
| #define | SPDR6_REG SPDR |
| #define | SPDR7_REG SPDR |
| #define | UBRRHI0_REG UBRRHI |
| #define | UBRRHI1_REG UBRRHI |
| #define | UBRRHI2_REG UBRRHI |
| #define | UBRRHI3_REG UBRRHI |
| #define | WCOL_REG SPSR |
| #define | SPIF_REG SPSR |
| #define | ACIS0_REG ACSR |
| #define | ACIS1_REG ACSR |
| #define | ACIC_REG ACSR |
| #define | ACIE_REG ACSR |
| #define | ACI_REG ACSR |
| #define | ACO_REG ACSR |
| #define | AINBG_REG ACSR |
| #define | ACD_REG ACSR |
| #define | ICR1H0_REG ICR1H |
| #define | ICR1H1_REG ICR1H |
| #define | ICR1H2_REG ICR1H |
| #define | ICR1H3_REG ICR1H |
| #define | ICR1H4_REG ICR1H |
| #define | ICR1H5_REG ICR1H |
| #define | ICR1H6_REG ICR1H |
| #define | ICR1H7_REG ICR1H |
| #define | MPCM_REG UCSRA |
| #define | OR_REG UCSRA |
| #define | FE_REG UCSRA |
| #define | UDRE_REG UCSRA |
| #define | TXC_REG UCSRA |
| #define | RXC_REG UCSRA |
| #define | TXB8_REG UCSRB |
| #define | RXB8_REG UCSRB |
| #define | CHR9_REG UCSRB |
| #define | TXEN_REG UCSRB |
| #define | RXEN_REG UCSRB |
| #define | UDRIE_REG UCSRB |
| #define | TXCIE_REG UCSRB |
| #define | RXCIE_REG UCSRB |
| #define | ICR1L0_REG ICR1L |
| #define | ICR1L1_REG ICR1L |
| #define | ICR1L2_REG ICR1L |
| #define | ICR1L3_REG ICR1L |
| #define | ICR1L4_REG ICR1L |
| #define | ICR1L5_REG ICR1L |
| #define | ICR1L6_REG ICR1L |
| #define | ICR1L7_REG ICR1L |
| #define | UBRR0_REG UBRR |
| #define | UBRR1_REG UBRR |
| #define | UBRR2_REG UBRR |
| #define | UBRR3_REG UBRR |
| #define | UBRR4_REG UBRR |
| #define | UBRR5_REG UBRR |
| #define | UBRR6_REG UBRR |
| #define | UBRR7_REG UBRR |
| #define | ADC0_REG ADCL |
| #define | ADC1_REG ADCL |
| #define | ADC2_REG ADCL |
| #define | ADC3_REG ADCL |
| #define | ADC4_REG ADCL |
| #define | ADC5_REG ADCL |
| #define | ADC6_REG ADCL |
| #define | ADC7_REG ADCL |
| #define | PORF_REG MCUSR |
| #define | EXTRF_REG MCUSR |
| #define | BORF_REG MCUSR |
| #define | WDRF_REG MCUSR |
| #define | EERE_REG EECR |
| #define | EEWE_REG EECR |
| #define | EEMWE_REG EECR |
| #define | EERIE_REG EECR |
| #define | TCNT1L0_REG TCNT1L |
| #define | TCNT1L1_REG TCNT1L |
| #define | TCNT1L2_REG TCNT1L |
| #define | TCNT1L3_REG TCNT1L |
| #define | TCNT1L4_REG TCNT1L |
| #define | TCNT1L5_REG TCNT1L |
| #define | TCNT1L6_REG TCNT1L |
| #define | TCNT1L7_REG TCNT1L |
| #define | PORTB0_REG PORTB |
| #define | PORTB1_REG PORTB |
| #define | PORTB2_REG PORTB |
| #define | PORTB3_REG PORTB |
| #define | PORTB4_REG PORTB |
| #define | PORTB5_REG PORTB |
| #define | PORTD0_REG PORTD |
| #define | PORTD1_REG PORTD |
| #define | PORTD2_REG PORTD |
| #define | PORTD3_REG PORTD |
| #define | PORTD4_REG PORTD |
| #define | PORTD5_REG PORTD |
| #define | PORTD6_REG PORTD |
| #define | PORTD7_REG PORTD |
| #define | EEAR0_REG EEAR |
| #define | EEAR1_REG EEAR |
| #define | EEAR2_REG EEAR |
| #define | EEAR3_REG EEAR |
| #define | EEAR4_REG EEAR |
| #define | EEAR5_REG EEAR |
| #define | EEAR6_REG EEAR |
| #define | EEAR7_REG EEAR |
| #define | TCNT1H0_REG TCNT1H |
| #define | TCNT1H1_REG TCNT1H |
| #define | TCNT1H2_REG TCNT1H |
| #define | TCNT1H3_REG TCNT1H |
| #define | TCNT1H4_REG TCNT1H |
| #define | TCNT1H5_REG TCNT1H |
| #define | TCNT1H6_REG TCNT1H |
| #define | TCNT1H7_REG TCNT1H |
| #define | PORTC0_REG PORTC |
| #define | PORTC1_REG PORTC |
| #define | PORTC2_REG PORTC |
| #define | PORTC3_REG PORTC |
| #define | PORTC4_REG PORTC |
| #define | PORTC5_REG PORTC |
| #define | ADC8_REG ADCH |
| #define | ADC9_REG ADCH |
| #define | TCNT00_REG TCNT0 |
| #define | TCNT01_REG TCNT0 |
| #define | TCNT02_REG TCNT0 |
| #define | TCNT03_REG TCNT0 |
| #define | TCNT04_REG TCNT0 |
| #define | TCNT05_REG TCNT0 |
| #define | TCNT06_REG TCNT0 |
| #define | TCNT07_REG TCNT0 |
| #define | TOV0_REG TIFR |
| #define | ICF1_REG TIFR |
| #define | OCF1_REG TIFR |
| #define | TOV1_REG TIFR |
| #define | UDR0_REG UDR |
| #define | UDR1_REG UDR |
| #define | UDR2_REG UDR |
| #define | UDR3_REG UDR |
| #define | UDR4_REG UDR |
| #define | UDR5_REG UDR |
| #define | UDR6_REG UDR |
| #define | UDR7_REG UDR |
| #define | OCR1AL0_REG OCR1L |
| #define | OCR1AL1_REG OCR1L |
| #define | OCR1AL2_REG OCR1L |
| #define | OCR1AL3_REG OCR1L |
| #define | OCR1AL4_REG OCR1L |
| #define | OCR1AL5_REG OCR1L |
| #define | OCR1AL6_REG OCR1L |
| #define | OCR1AL7_REG OCR1L |
| #define | ADPS0_REG ADCSR |
| #define | ADPS1_REG ADCSR |
| #define | ADPS2_REG ADCSR |
| #define | ADIE_REG ADCSR |
| #define | ADIF_REG ADCSR |
| #define | ADFR_REG ADCSR |
| #define | ADSC_REG ADCSR |
| #define | ADEN_REG ADCSR |
| #define | OCR1AH0_REG OCR1H |
| #define | OCR1AH1_REG OCR1H |
| #define | OCR1AH2_REG OCR1H |
| #define | OCR1AH3_REG OCR1H |
| #define | OCR1AH4_REG OCR1H |
| #define | OCR1AH5_REG OCR1H |
| #define | OCR1AH6_REG OCR1H |
| #define | OCR1AH7_REG OCR1H |
| #define | PINC0_REG PINC |
| #define | PINC1_REG PINC |
| #define | PINC2_REG PINC |
| #define | PINC3_REG PINC |
| #define | PINC4_REG PINC |
| #define | PINC5_REG PINC |
| #define | PINB0_REG PINB |
| #define | PINB1_REG PINB |
| #define | PINB2_REG PINB |
| #define | PINB3_REG PINB |
| #define | PINB4_REG PINB |
| #define | PINB5_REG PINB |
| #define | SP0_REG SP |
| #define | SP1_REG SP |
| #define | SP2_REG SP |
| #define | SP3_REG SP |
| #define | SP4_REG SP |
| #define | SP5_REG SP |
| #define | SP6_REG SP |
| #define | SP7_REG SP |
| #define | ISC00_REG MCUCR |
| #define | ISC01_REG MCUCR |
| #define | ISC10_REG MCUCR |
| #define | ISC11_REG MCUCR |
| #define | SM_REG MCUCR |
| #define | SE_REG MCUCR |
| #define | SPR0_REG SPCR |
| #define | SPR1_REG SPCR |
| #define | CPHA_REG SPCR |
| #define | CPOL_REG SPCR |
| #define | MSTR_REG SPCR |
| #define | DORD_REG SPCR |
| #define | SPE_REG SPCR |
| #define | SPIE_REG SPCR |
| #define | ADC0_PORT PORTC |
| #define | ADC0_BIT 0 |
| #define | ADC1_PORT PORTC |
| #define | ADC1_BIT 1 |
| #define | ADC2_PORT PORTC |
| #define | ADC2_BIT 2 |
| #define | ADC3_PORT PORTC |
| #define | ADC3_BIT 3 |
| #define | ADC4_PORT PORTC |
| #define | ADC4_BIT 4 |
| #define | ADC5_PORT PORTC |
| #define | ADC5_BIT 5 |
| #define | RXD_PORT PORTD |
| #define | RXD_BIT 0 |
| #define | TXD_PORT PORTD |
| #define | TXD_BIT 1 |
| #define | INT0_PORT PORTD |
| #define | INT0_BIT 2 |
| #define ACD_REG ACSR |
Definition at line 218 of file AT90S4433.h.
| #define ACI_REG ACSR |
Definition at line 215 of file AT90S4433.h.
| #define ACIC_REG ACSR |
Definition at line 213 of file AT90S4433.h.
| #define ACIE_REG ACSR |
Definition at line 214 of file AT90S4433.h.
| #define ACIS0_REG ACSR |
Definition at line 211 of file AT90S4433.h.
| #define ACIS1_REG ACSR |
Definition at line 212 of file AT90S4433.h.
| #define ACO_REG ACSR |
Definition at line 216 of file AT90S4433.h.
| #define ADC0_BIT 0 |
Definition at line 452 of file AT90S4433.h.
| #define ADC0_PORT PORTC |
Definition at line 451 of file AT90S4433.h.
| #define ADC0_REG ADCL |
Definition at line 269 of file AT90S4433.h.
| #define ADC1_BIT 1 |
Definition at line 455 of file AT90S4433.h.
| #define ADC1_PORT PORTC |
Definition at line 454 of file AT90S4433.h.
| #define ADC1_REG ADCL |
Definition at line 270 of file AT90S4433.h.
| #define ADC2_BIT 2 |
Definition at line 458 of file AT90S4433.h.
| #define ADC2_PORT PORTC |
Definition at line 457 of file AT90S4433.h.
| #define ADC2_REG ADCL |
Definition at line 271 of file AT90S4433.h.
| #define ADC3_BIT 3 |
Definition at line 461 of file AT90S4433.h.
| #define ADC3_PORT PORTC |
Definition at line 460 of file AT90S4433.h.
| #define ADC3_REG ADCL |
Definition at line 272 of file AT90S4433.h.
| #define ADC4_BIT 4 |
Definition at line 464 of file AT90S4433.h.
| #define ADC4_PORT PORTC |
Definition at line 463 of file AT90S4433.h.
| #define ADC4_REG ADCL |
Definition at line 273 of file AT90S4433.h.
| #define ADC5_BIT 5 |
Definition at line 467 of file AT90S4433.h.
| #define ADC5_PORT PORTC |
Definition at line 466 of file AT90S4433.h.
| #define ADC5_REG ADCL |
Definition at line 274 of file AT90S4433.h.
| #define ADC6_REG ADCL |
Definition at line 275 of file AT90S4433.h.
| #define ADC7_REG ADCL |
Definition at line 276 of file AT90S4433.h.
| #define ADC8_REG ADCH |
Definition at line 347 of file AT90S4433.h.
| #define ADC9_REG ADCH |
Definition at line 348 of file AT90S4433.h.
| #define ADCBG_REG ADMUX |
Definition at line 103 of file AT90S4433.h.
| #define ADEN_REG ADCSR |
Definition at line 394 of file AT90S4433.h.
| #define ADFR_REG ADCSR |
Definition at line 392 of file AT90S4433.h.
| #define ADIE_REG ADCSR |
Definition at line 390 of file AT90S4433.h.
| #define ADIF_REG ADCSR |
Definition at line 391 of file AT90S4433.h.
| #define ADPS0_REG ADCSR |
Definition at line 387 of file AT90S4433.h.
| #define ADPS1_REG ADCSR |
Definition at line 388 of file AT90S4433.h.
| #define ADPS2_REG ADCSR |
Definition at line 389 of file AT90S4433.h.
| #define ADSC_REG ADCSR |
Definition at line 393 of file AT90S4433.h.
| #define AINBG_REG ACSR |
Definition at line 217 of file AT90S4433.h.
| #define BORF_REG MCUSR |
Definition at line 281 of file AT90S4433.h.
| #define C_REG SREG |
Definition at line 111 of file AT90S4433.h.
| #define CHR9_REG UCSRB |
Definition at line 241 of file AT90S4433.h.
| #define COM10_REG TCCR1A |
Definition at line 159 of file AT90S4433.h.
| #define COM11_REG TCCR1A |
Definition at line 160 of file AT90S4433.h.
| #define CPHA_REG SPCR |
Definition at line 443 of file AT90S4433.h.
| #define CPOL_REG SPCR |
Definition at line 444 of file AT90S4433.h.
| #define CS00_REG TCCR0 |
Definition at line 106 of file AT90S4433.h.
| #define CS01_REG TCCR0 |
Definition at line 107 of file AT90S4433.h.
| #define CS02_REG TCCR0 |
Definition at line 108 of file AT90S4433.h.
| #define CS10_REG TCCR1B |
Definition at line 173 of file AT90S4433.h.
| #define CS11_REG TCCR1B |
Definition at line 174 of file AT90S4433.h.
| #define CS12_REG TCCR1B |
Definition at line 175 of file AT90S4433.h.
| #define CTC1_REG TCCR1B |
Definition at line 176 of file AT90S4433.h.
| #define DDB0_REG DDRB |
Definition at line 121 of file AT90S4433.h.
| #define DDB1_REG DDRB |
Definition at line 122 of file AT90S4433.h.
| #define DDB2_REG DDRB |
Definition at line 123 of file AT90S4433.h.
| #define DDB3_REG DDRB |
Definition at line 124 of file AT90S4433.h.
| #define DDB4_REG DDRB |
Definition at line 125 of file AT90S4433.h.
| #define DDB5_REG DDRB |
Definition at line 126 of file AT90S4433.h.
| #define DDC0_REG DDRC |
Definition at line 139 of file AT90S4433.h.
| #define DDC1_REG DDRC |
Definition at line 140 of file AT90S4433.h.
| #define DDC2_REG DDRC |
Definition at line 141 of file AT90S4433.h.
| #define DDC3_REG DDRC |
Definition at line 142 of file AT90S4433.h.
| #define DDC4_REG DDRC |
Definition at line 143 of file AT90S4433.h.
| #define DDC5_REG DDRC |
Definition at line 144 of file AT90S4433.h.
| #define DDD0_REG DDRD |
Definition at line 163 of file AT90S4433.h.
| #define DDD1_REG DDRD |
Definition at line 164 of file AT90S4433.h.
| #define DDD2_REG DDRD |
Definition at line 165 of file AT90S4433.h.
| #define DDD3_REG DDRD |
Definition at line 166 of file AT90S4433.h.
| #define DDD4_REG DDRD |
Definition at line 167 of file AT90S4433.h.
| #define DDD5_REG DDRD |
Definition at line 168 of file AT90S4433.h.
| #define DDD6_REG DDRD |
Definition at line 169 of file AT90S4433.h.
| #define DDD7_REG DDRD |
Definition at line 170 of file AT90S4433.h.
| #define DORD_REG SPCR |
Definition at line 446 of file AT90S4433.h.
| #define EEAR0_REG EEAR |
Definition at line 319 of file AT90S4433.h.
| #define EEAR1_REG EEAR |
Definition at line 320 of file AT90S4433.h.
| #define EEAR2_REG EEAR |
Definition at line 321 of file AT90S4433.h.
| #define EEAR3_REG EEAR |
Definition at line 322 of file AT90S4433.h.
| #define EEAR4_REG EEAR |
Definition at line 323 of file AT90S4433.h.
| #define EEAR5_REG EEAR |
Definition at line 324 of file AT90S4433.h.
| #define EEAR6_REG EEAR |
Definition at line 325 of file AT90S4433.h.
| #define EEAR7_REG EEAR |
Definition at line 326 of file AT90S4433.h.
| #define EEDR0_REG EEDR |
Definition at line 129 of file AT90S4433.h.
| #define EEDR1_REG EEDR |
Definition at line 130 of file AT90S4433.h.
| #define EEDR2_REG EEDR |
Definition at line 131 of file AT90S4433.h.
| #define EEDR3_REG EEDR |
Definition at line 132 of file AT90S4433.h.
| #define EEDR4_REG EEDR |
Definition at line 133 of file AT90S4433.h.
| #define EEDR5_REG EEDR |
Definition at line 134 of file AT90S4433.h.
| #define EEDR6_REG EEDR |
Definition at line 135 of file AT90S4433.h.
| #define EEDR7_REG EEDR |
Definition at line 136 of file AT90S4433.h.
| #define EEMWE_REG EECR |
Definition at line 287 of file AT90S4433.h.
| #define EERE_REG EECR |
Definition at line 285 of file AT90S4433.h.
| #define EERIE_REG EECR |
Definition at line 288 of file AT90S4433.h.
| #define EEWE_REG EECR |
Definition at line 286 of file AT90S4433.h.
| #define EXTRF_REG MCUSR |
Definition at line 280 of file AT90S4433.h.
| #define FE_REG UCSRA |
Definition at line 233 of file AT90S4433.h.
| #define H_REG SREG |
Definition at line 116 of file AT90S4433.h.
| #define I_REG SREG |
Definition at line 118 of file AT90S4433.h.
| #define ICES1_REG TCCR1B |
Definition at line 177 of file AT90S4433.h.
| #define ICF1_REG TIFR |
Definition at line 362 of file AT90S4433.h.
| #define ICNC1_REG TCCR1B |
Definition at line 178 of file AT90S4433.h.
| #define ICR1H0_REG ICR1H |
Definition at line 221 of file AT90S4433.h.
| #define ICR1H1_REG ICR1H |
Definition at line 222 of file AT90S4433.h.
| #define ICR1H2_REG ICR1H |
Definition at line 223 of file AT90S4433.h.
| #define ICR1H3_REG ICR1H |
Definition at line 224 of file AT90S4433.h.
| #define ICR1H4_REG ICR1H |
Definition at line 225 of file AT90S4433.h.
| #define ICR1H5_REG ICR1H |
Definition at line 226 of file AT90S4433.h.
| #define ICR1H6_REG ICR1H |
Definition at line 227 of file AT90S4433.h.
| #define ICR1H7_REG ICR1H |
Definition at line 228 of file AT90S4433.h.
| #define ICR1L0_REG ICR1L |
Definition at line 249 of file AT90S4433.h.
| #define ICR1L1_REG ICR1L |
Definition at line 250 of file AT90S4433.h.
| #define ICR1L2_REG ICR1L |
Definition at line 251 of file AT90S4433.h.
| #define ICR1L3_REG ICR1L |
Definition at line 252 of file AT90S4433.h.
| #define ICR1L4_REG ICR1L |
Definition at line 253 of file AT90S4433.h.
| #define ICR1L5_REG ICR1L |
Definition at line 254 of file AT90S4433.h.
| #define ICR1L6_REG ICR1L |
Definition at line 255 of file AT90S4433.h.
| #define ICR1L7_REG ICR1L |
Definition at line 256 of file AT90S4433.h.
| #define INT0_BIT 2 |
Definition at line 476 of file AT90S4433.h.
| #define INT0_PORT PORTD |
Definition at line 475 of file AT90S4433.h.
| #define INT0_REG GIMSK |
Definition at line 96 of file AT90S4433.h.
| #define INT1_REG GIMSK |
Definition at line 97 of file AT90S4433.h.
| #define INTF0_REG GIFR |
Definition at line 181 of file AT90S4433.h.
| #define INTF1_REG GIFR |
Definition at line 182 of file AT90S4433.h.
| #define ISC00_REG MCUCR |
Definition at line 433 of file AT90S4433.h.
| #define ISC01_REG MCUCR |
Definition at line 434 of file AT90S4433.h.
| #define ISC10_REG MCUCR |
Definition at line 435 of file AT90S4433.h.
| #define ISC11_REG MCUCR |
Definition at line 436 of file AT90S4433.h.
| #define MPCM_REG UCSRA |
Definition at line 231 of file AT90S4433.h.
| #define MSTR_REG SPCR |
Definition at line 445 of file AT90S4433.h.
| #define MUX0_REG ADMUX |
Definition at line 100 of file AT90S4433.h.
| #define MUX1_REG ADMUX |
Definition at line 101 of file AT90S4433.h.
| #define MUX2_REG ADMUX |
Definition at line 102 of file AT90S4433.h.
| #define N_REG SREG |
Definition at line 113 of file AT90S4433.h.
| #define OCF1_REG TIFR |
Definition at line 363 of file AT90S4433.h.
| #define OCIE1_REG TIMSK |
Definition at line 187 of file AT90S4433.h.
| #define OCR1AH0_REG OCR1H |
Definition at line 397 of file AT90S4433.h.
| #define OCR1AH1_REG OCR1H |
Definition at line 398 of file AT90S4433.h.
| #define OCR1AH2_REG OCR1H |
Definition at line 399 of file AT90S4433.h.
| #define OCR1AH3_REG OCR1H |
Definition at line 400 of file AT90S4433.h.
| #define OCR1AH4_REG OCR1H |
Definition at line 401 of file AT90S4433.h.
| #define OCR1AH5_REG OCR1H |
Definition at line 402 of file AT90S4433.h.
| #define OCR1AH6_REG OCR1H |
Definition at line 403 of file AT90S4433.h.
| #define OCR1AH7_REG OCR1H |
Definition at line 404 of file AT90S4433.h.
| #define OCR1AL0_REG OCR1L |
Definition at line 377 of file AT90S4433.h.
| #define OCR1AL1_REG OCR1L |
Definition at line 378 of file AT90S4433.h.
| #define OCR1AL2_REG OCR1L |
Definition at line 379 of file AT90S4433.h.
| #define OCR1AL3_REG OCR1L |
Definition at line 380 of file AT90S4433.h.
| #define OCR1AL4_REG OCR1L |
Definition at line 381 of file AT90S4433.h.
| #define OCR1AL5_REG OCR1L |
Definition at line 382 of file AT90S4433.h.
| #define OCR1AL6_REG OCR1L |
Definition at line 383 of file AT90S4433.h.
| #define OCR1AL7_REG OCR1L |
Definition at line 384 of file AT90S4433.h.
| #define OR_REG UCSRA |
Definition at line 232 of file AT90S4433.h.
| #define PINB0_REG PINB |
Definition at line 415 of file AT90S4433.h.
| #define PINB1_REG PINB |
Definition at line 416 of file AT90S4433.h.
| #define PINB2_REG PINB |
Definition at line 417 of file AT90S4433.h.
| #define PINB3_REG PINB |
Definition at line 418 of file AT90S4433.h.
| #define PINB4_REG PINB |
Definition at line 419 of file AT90S4433.h.
| #define PINB5_REG PINB |
Definition at line 420 of file AT90S4433.h.
| #define PINC0_REG PINC |
Definition at line 407 of file AT90S4433.h.
| #define PINC1_REG PINC |
Definition at line 408 of file AT90S4433.h.
| #define PINC2_REG PINC |
Definition at line 409 of file AT90S4433.h.
| #define PINC3_REG PINC |
Definition at line 410 of file AT90S4433.h.
| #define PINC4_REG PINC |
Definition at line 411 of file AT90S4433.h.
| #define PINC5_REG PINC |
Definition at line 412 of file AT90S4433.h.
| #define PIND0_REG PIND |
Definition at line 147 of file AT90S4433.h.
| #define PIND1_REG PIND |
Definition at line 148 of file AT90S4433.h.
| #define PIND2_REG PIND |
Definition at line 149 of file AT90S4433.h.
| #define PIND3_REG PIND |
Definition at line 150 of file AT90S4433.h.
| #define PIND4_REG PIND |
Definition at line 151 of file AT90S4433.h.
| #define PIND5_REG PIND |
Definition at line 152 of file AT90S4433.h.
| #define PIND6_REG PIND |
Definition at line 153 of file AT90S4433.h.
| #define PIND7_REG PIND |
Definition at line 154 of file AT90S4433.h.
| #define PORF_REG MCUSR |
Definition at line 279 of file AT90S4433.h.
| #define PORTB0_REG PORTB |
Definition at line 301 of file AT90S4433.h.
| #define PORTB1_REG PORTB |
Definition at line 302 of file AT90S4433.h.
| #define PORTB2_REG PORTB |
Definition at line 303 of file AT90S4433.h.
| #define PORTB3_REG PORTB |
Definition at line 304 of file AT90S4433.h.
| #define PORTB4_REG PORTB |
Definition at line 305 of file AT90S4433.h.
| #define PORTB5_REG PORTB |
Definition at line 306 of file AT90S4433.h.
| #define PORTC0_REG PORTC |
Definition at line 339 of file AT90S4433.h.
| #define PORTC1_REG PORTC |
Definition at line 340 of file AT90S4433.h.
| #define PORTC2_REG PORTC |
Definition at line 341 of file AT90S4433.h.
| #define PORTC3_REG PORTC |
Definition at line 342 of file AT90S4433.h.
| #define PORTC4_REG PORTC |
Definition at line 343 of file AT90S4433.h.
| #define PORTC5_REG PORTC |
Definition at line 344 of file AT90S4433.h.
| #define PORTD0_REG PORTD |
Definition at line 309 of file AT90S4433.h.
| #define PORTD1_REG PORTD |
Definition at line 310 of file AT90S4433.h.
| #define PORTD2_REG PORTD |
Definition at line 311 of file AT90S4433.h.
| #define PORTD3_REG PORTD |
Definition at line 312 of file AT90S4433.h.
| #define PORTD4_REG PORTD |
Definition at line 313 of file AT90S4433.h.
| #define PORTD5_REG PORTD |
Definition at line 314 of file AT90S4433.h.
| #define PORTD6_REG PORTD |
Definition at line 315 of file AT90S4433.h.
| #define PORTD7_REG PORTD |
Definition at line 316 of file AT90S4433.h.
| #define PWM10_REG TCCR1A |
Definition at line 157 of file AT90S4433.h.
| #define PWM11_REG TCCR1A |
Definition at line 158 of file AT90S4433.h.
| #define PWM1_NUM 0 |
Definition at line 80 of file AT90S4433.h.
| #define PWM_TOTAL_NUM 1 |
Definition at line 81 of file AT90S4433.h.
| #define RXB8_REG UCSRB |
Definition at line 240 of file AT90S4433.h.
| #define RXC_REG UCSRA |
Definition at line 236 of file AT90S4433.h.
| #define RXCIE_REG UCSRB |
Definition at line 246 of file AT90S4433.h.
| #define RXD_BIT 0 |
Definition at line 470 of file AT90S4433.h.
| #define RXD_PORT PORTD |
Definition at line 469 of file AT90S4433.h.
| #define RXEN_REG UCSRB |
Definition at line 243 of file AT90S4433.h.
| #define S_REG SREG |
Definition at line 115 of file AT90S4433.h.
| #define SE_REG MCUCR |
Definition at line 438 of file AT90S4433.h.
| #define SIG_INPUT_CAPTURE1_NUM 0 |
Definition at line 84 of file AT90S4433.h.
| #define SIG_INPUT_CAPTURE_TOTAL_NUM 1 |
Definition at line 85 of file AT90S4433.h.
| #define SIG_OUTPUT_COMPARE1_NUM 0 |
Definition at line 76 of file AT90S4433.h.
| #define SIG_OUTPUT_COMPARE_TOTAL_NUM 1 |
Definition at line 77 of file AT90S4433.h.
| #define SIG_OVERFLOW0_NUM 0 |
Definition at line 71 of file AT90S4433.h.
| #define SIG_OVERFLOW1_NUM 1 |
Definition at line 72 of file AT90S4433.h.
| #define SIG_OVERFLOW_TOTAL_NUM 2 |
Definition at line 73 of file AT90S4433.h.
| #define SM_REG MCUCR |
Definition at line 437 of file AT90S4433.h.
| #define SP0_REG SP |
Definition at line 423 of file AT90S4433.h.
| #define SP1_REG SP |
Definition at line 424 of file AT90S4433.h.
| #define SP2_REG SP |
Definition at line 425 of file AT90S4433.h.
| #define SP3_REG SP |
Definition at line 426 of file AT90S4433.h.
| #define SP4_REG SP |
Definition at line 427 of file AT90S4433.h.
| #define SP5_REG SP |
Definition at line 428 of file AT90S4433.h.
| #define SP6_REG SP |
Definition at line 429 of file AT90S4433.h.
| #define SP7_REG SP |
Definition at line 430 of file AT90S4433.h.
| #define SPDR0_REG SPDR |
Definition at line 191 of file AT90S4433.h.
| #define SPDR1_REG SPDR |
Definition at line 192 of file AT90S4433.h.
| #define SPDR2_REG SPDR |
Definition at line 193 of file AT90S4433.h.
| #define SPDR3_REG SPDR |
Definition at line 194 of file AT90S4433.h.
| #define SPDR4_REG SPDR |
Definition at line 195 of file AT90S4433.h.
| #define SPDR5_REG SPDR |
Definition at line 196 of file AT90S4433.h.
| #define SPDR6_REG SPDR |
Definition at line 197 of file AT90S4433.h.
| #define SPDR7_REG SPDR |
Definition at line 198 of file AT90S4433.h.
| #define SPE_REG SPCR |
Definition at line 447 of file AT90S4433.h.
| #define SPIE_REG SPCR |
Definition at line 448 of file AT90S4433.h.
| #define SPIF_REG SPSR |
Definition at line 208 of file AT90S4433.h.
| #define SPR0_REG SPCR |
Definition at line 441 of file AT90S4433.h.
| #define SPR1_REG SPCR |
Definition at line 442 of file AT90S4433.h.
| #define T_REG SREG |
Definition at line 117 of file AT90S4433.h.
| #define TCNT00_REG TCNT0 |
Definition at line 351 of file AT90S4433.h.
| #define TCNT01_REG TCNT0 |
Definition at line 352 of file AT90S4433.h.
| #define TCNT02_REG TCNT0 |
Definition at line 353 of file AT90S4433.h.
| #define TCNT03_REG TCNT0 |
Definition at line 354 of file AT90S4433.h.
| #define TCNT04_REG TCNT0 |
Definition at line 355 of file AT90S4433.h.
| #define TCNT05_REG TCNT0 |
Definition at line 356 of file AT90S4433.h.
| #define TCNT06_REG TCNT0 |
Definition at line 357 of file AT90S4433.h.
| #define TCNT07_REG TCNT0 |
Definition at line 358 of file AT90S4433.h.
| #define TCNT1H0_REG TCNT1H |
Definition at line 329 of file AT90S4433.h.
| #define TCNT1H1_REG TCNT1H |
Definition at line 330 of file AT90S4433.h.
| #define TCNT1H2_REG TCNT1H |
Definition at line 331 of file AT90S4433.h.
| #define TCNT1H3_REG TCNT1H |
Definition at line 332 of file AT90S4433.h.
| #define TCNT1H4_REG TCNT1H |
Definition at line 333 of file AT90S4433.h.
| #define TCNT1H5_REG TCNT1H |
Definition at line 334 of file AT90S4433.h.
| #define TCNT1H6_REG TCNT1H |
Definition at line 335 of file AT90S4433.h.
| #define TCNT1H7_REG TCNT1H |
Definition at line 336 of file AT90S4433.h.
| #define TCNT1L0_REG TCNT1L |
Definition at line 291 of file AT90S4433.h.
| #define TCNT1L1_REG TCNT1L |
Definition at line 292 of file AT90S4433.h.
| #define TCNT1L2_REG TCNT1L |
Definition at line 293 of file AT90S4433.h.
| #define TCNT1L3_REG TCNT1L |
Definition at line 294 of file AT90S4433.h.
| #define TCNT1L4_REG TCNT1L |
Definition at line 295 of file AT90S4433.h.
| #define TCNT1L5_REG TCNT1L |
Definition at line 296 of file AT90S4433.h.
| #define TCNT1L6_REG TCNT1L |
Definition at line 297 of file AT90S4433.h.
| #define TCNT1L7_REG TCNT1L |
Definition at line 298 of file AT90S4433.h.
| #define TICIE1_REG TIMSK |
Definition at line 186 of file AT90S4433.h.
| #define TIMER0_AVAILABLE |
Definition at line 67 of file AT90S4433.h.
| #define TIMER0_PRESCALER_DIV_0 0 |
Definition at line 28 of file AT90S4433.h.
| #define TIMER0_PRESCALER_DIV_1 1 |
Definition at line 29 of file AT90S4433.h.
| #define TIMER0_PRESCALER_DIV_1024 5 |
Definition at line 33 of file AT90S4433.h.
| #define TIMER0_PRESCALER_DIV_256 4 |
Definition at line 32 of file AT90S4433.h.
| #define TIMER0_PRESCALER_DIV_64 3 |
Definition at line 31 of file AT90S4433.h.
| #define TIMER0_PRESCALER_DIV_8 2 |
Definition at line 30 of file AT90S4433.h.
| #define TIMER0_PRESCALER_DIV_FALL 6 |
Definition at line 34 of file AT90S4433.h.
| #define TIMER0_PRESCALER_DIV_RISE 7 |
Definition at line 35 of file AT90S4433.h.
| #define TIMER0_PRESCALER_REG_0 0 |
Definition at line 37 of file AT90S4433.h.
| #define TIMER0_PRESCALER_REG_1 1 |
Definition at line 38 of file AT90S4433.h.
| #define TIMER0_PRESCALER_REG_2 8 |
Definition at line 39 of file AT90S4433.h.
| #define TIMER0_PRESCALER_REG_3 64 |
Definition at line 40 of file AT90S4433.h.
| #define TIMER0_PRESCALER_REG_4 256 |
Definition at line 41 of file AT90S4433.h.
| #define TIMER0_PRESCALER_REG_5 1024 |
Definition at line 42 of file AT90S4433.h.
| #define TIMER0_PRESCALER_REG_6 -1 |
Definition at line 43 of file AT90S4433.h.
| #define TIMER0_PRESCALER_REG_7 -2 |
Definition at line 44 of file AT90S4433.h.
| #define TIMER1_AVAILABLE |
Definition at line 68 of file AT90S4433.h.
| #define TIMER1_PRESCALER_DIV_0 0 |
Definition at line 47 of file AT90S4433.h.
| #define TIMER1_PRESCALER_DIV_1 1 |
Definition at line 48 of file AT90S4433.h.
| #define TIMER1_PRESCALER_DIV_1024 5 |
Definition at line 52 of file AT90S4433.h.
| #define TIMER1_PRESCALER_DIV_256 4 |
Definition at line 51 of file AT90S4433.h.
| #define TIMER1_PRESCALER_DIV_64 3 |
Definition at line 50 of file AT90S4433.h.
| #define TIMER1_PRESCALER_DIV_8 2 |
Definition at line 49 of file AT90S4433.h.
| #define TIMER1_PRESCALER_DIV_FALL 6 |
Definition at line 53 of file AT90S4433.h.
| #define TIMER1_PRESCALER_DIV_RISE 7 |
Definition at line 54 of file AT90S4433.h.
| #define TIMER1_PRESCALER_REG_0 0 |
Definition at line 56 of file AT90S4433.h.
| #define TIMER1_PRESCALER_REG_1 1 |
Definition at line 57 of file AT90S4433.h.
| #define TIMER1_PRESCALER_REG_2 8 |
Definition at line 58 of file AT90S4433.h.
| #define TIMER1_PRESCALER_REG_3 64 |
Definition at line 59 of file AT90S4433.h.
| #define TIMER1_PRESCALER_REG_4 256 |
Definition at line 60 of file AT90S4433.h.
| #define TIMER1_PRESCALER_REG_5 1024 |
Definition at line 61 of file AT90S4433.h.
| #define TIMER1_PRESCALER_REG_6 -1 |
Definition at line 62 of file AT90S4433.h.
| #define TIMER1_PRESCALER_REG_7 -2 |
Definition at line 63 of file AT90S4433.h.
| #define TOIE0_REG TIMSK |
Definition at line 185 of file AT90S4433.h.
| #define TOIE1_REG TIMSK |
Definition at line 188 of file AT90S4433.h.
| #define TOV0_REG TIFR |
Definition at line 361 of file AT90S4433.h.
| #define TOV1_REG TIFR |
Definition at line 364 of file AT90S4433.h.
| #define TXB8_REG UCSRB |
Definition at line 239 of file AT90S4433.h.
| #define TXC_REG UCSRA |
Definition at line 235 of file AT90S4433.h.
| #define TXCIE_REG UCSRB |
Definition at line 245 of file AT90S4433.h.
| #define TXD_BIT 1 |
Definition at line 473 of file AT90S4433.h.
| #define TXD_PORT PORTD |
Definition at line 472 of file AT90S4433.h.
| #define TXEN_REG UCSRB |
Definition at line 242 of file AT90S4433.h.
| #define UBRR0_REG UBRR |
Definition at line 259 of file AT90S4433.h.
| #define UBRR1_REG UBRR |
Definition at line 260 of file AT90S4433.h.
| #define UBRR2_REG UBRR |
Definition at line 261 of file AT90S4433.h.
| #define UBRR3_REG UBRR |
Definition at line 262 of file AT90S4433.h.
| #define UBRR4_REG UBRR |
Definition at line 263 of file AT90S4433.h.
| #define UBRR5_REG UBRR |
Definition at line 264 of file AT90S4433.h.
| #define UBRR6_REG UBRR |
Definition at line 265 of file AT90S4433.h.
| #define UBRR7_REG UBRR |
Definition at line 266 of file AT90S4433.h.
| #define UBRRHI0_REG UBRRHI |
Definition at line 201 of file AT90S4433.h.
| #define UBRRHI1_REG UBRRHI |
Definition at line 202 of file AT90S4433.h.
| #define UBRRHI2_REG UBRRHI |
Definition at line 203 of file AT90S4433.h.
| #define UBRRHI3_REG UBRRHI |
Definition at line 204 of file AT90S4433.h.
| #define UDR0_REG UDR |
Definition at line 367 of file AT90S4433.h.
| #define UDR1_REG UDR |
Definition at line 368 of file AT90S4433.h.
| #define UDR2_REG UDR |
Definition at line 369 of file AT90S4433.h.
| #define UDR3_REG UDR |
Definition at line 370 of file AT90S4433.h.
| #define UDR4_REG UDR |
Definition at line 371 of file AT90S4433.h.
| #define UDR5_REG UDR |
Definition at line 372 of file AT90S4433.h.
| #define UDR6_REG UDR |
Definition at line 373 of file AT90S4433.h.
| #define UDR7_REG UDR |
Definition at line 374 of file AT90S4433.h.
| #define UDRE_REG UCSRA |
Definition at line 234 of file AT90S4433.h.
| #define UDRIE_REG UCSRB |
Definition at line 244 of file AT90S4433.h.
| #define V_REG SREG |
Definition at line 114 of file AT90S4433.h.
| #define WCOL_REG SPSR |
Definition at line 207 of file AT90S4433.h.
| #define WDE_REG WDTCR |
Definition at line 92 of file AT90S4433.h.
| #define WDP0_REG WDTCR |
Definition at line 89 of file AT90S4433.h.
| #define WDP1_REG WDTCR |
Definition at line 90 of file AT90S4433.h.
| #define WDP2_REG WDTCR |
Definition at line 91 of file AT90S4433.h.
| #define WDRF_REG MCUSR |
Definition at line 282 of file AT90S4433.h.
| #define WDTOE_REG WDTCR |
Definition at line 93 of file AT90S4433.h.
| #define Z_REG SREG |
Definition at line 112 of file AT90S4433.h.
1.5.6